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responding locations on, and as an inte-
gral part of, this integrated circuit; or
(2) following a flip-chip approach, fab-
ricate the array of energy-storage ele-
ments on a separate integrated-circuit
chip and then align and bond the two
chips together.
This work was done by Mohammad Mojar-
radi, Mahmoud Alahmad, Vinesh Sukumar,
Fadi Zghoul, Kevin Buck, Herbert Hess,
Harry Li, and David Cox of Caltech for
NASA’s Jet Propulsion Laboratory. Further in-
formation is contained in a TSP (see page 1).
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Several improved designs for comple-
mentary metal oxide/semi conductor
(CMOS) integrated-circuit image detec-
tors have been developed, primarily to
reduce dark currents (leakage currents)
and secondarily to increase responses to
blue light and increase signal-handling
capacities, relative to those of prior
CMOS imagers. The main conclusion
that can be drawn from a study of the
causes of dark currents in prior CMOS
imagers is that dark currents could be
reduced by relocating p/n junctions
away from Si/SiO2 interfaces. In addi-
tion to reflecting this conclusion, the im-
proved designs include several other fea-
tures to counteract dark-current
mechanisms and enhance performance.
The left half of the figure illustrates
two of the improved designs, in which p-
doped implants are added, variously, un-
derneath and/or at the edges of the
field oxide regions. These implants hold
the Si/SiO2 interfaces in thermal equi-
librium and prevent generation of dark
current at the interfaces. In covering the
field oxide, the p implants separate the
p/n junctions from the Si/SiO2 inter-
faces, so that the interfacial component
of the dark current (which is the major
component) is greatly reduced.
Beyond a certain electric strength,
the leakage current depends very
strongly on the strength of the electric
field. In order to reduce electric fields
in the reverse-biased junctions, the p
wells are separated from the n wells. A
double n well in each pixel is preferred,
both for increased photocarrier-collec-
tion efficiency and for tailoring the
doping so that the electric field in the
transition region between p+-to-n-well
region is low.
For electrical connections to the pho-
todiodes, which also act as the sources of
reset field-effect transistors, n+ implants
are necessary. Unfortunately, the p+/n+
junctions heretofore associated with
such implants are undesirable because
they contain high electric fields, which
give rise to significant tunneling cur-
rents, which, in turn, are components of
dark currents. In these designs, p-im-
plants are added at the surfaces to tailor
the doping from p+ accumulation layers
to n+ source layers, thereby reducing
tunneling currents.
Two of the improved designs illus-
trated in the right half of the figure fol-
low an alternative approach to tailoring
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These Cross Sections of a Pixel in a CMOS imager represent four designs that provide for reduction of dark currents in different ways.
https://ntrs.nasa.gov/search.jsp?R=20090011865 2019-08-30T06:31:41+00:00Z
NASA Tech Briefs, August 2008 15
appropriate transitions between surface
p+ accumulation layers and n+ source lay-
ers. In this approach, field oxide regions
or gates are positioned to separate the p+
and n+ regions. A gate separating the p
and n regions can be DC-biased to pre-
vent conduction of current underneath
the gate, thereby providing sufficient iso-
lation between the p and the n regions.
Alternatively, instead of being DC-biased,
the p/n-separating gate in each pixel can
be electrically tied to the reset gate of that
pixel to obtain a more-compact layout.
According to each of these designs, a
double p/n junction is formed in each
pixel: one junction near the surface be-
tween the p+ and the n well, the other in
the bulk between the n well and the p-
doped epitaxial silicon. The near-sur-
face junction provides increased re-
sponse to blue light because blue
photons are absorbed close to the sur-
face. In addition, the double junction in-
creases the pixel capacitance, thereby
imparting larger signal-handling capac-
ity to a pixel. This increase in capaci-
tance is particularly beneficial in an im-
ager having small pixels, wherein the
limited size of photodiodes causes pixel
capacitance to be ext remely small. 
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